AboutSign inJoin
Transistor-Level Layout of Integrated Circuits

Transistor-Level Layout of Integrated Circuits

Jan Schneider — 2014
Description and analysis of algorithms for the transistor-level layout of CMOS cells.
Sign up to use